

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/436,984	11/09/1999	SHUNPEI YAMAZAKI	0756-2063	7375
7:	590 03/14/2003			
ERIC J ROBINSON			EXAMINER	
• · · · · · · · · · · · · · · · · · · ·	SIXBEY FRIEDMAN LEEMAN & FERGUSON PC 8180 GREENSBORO DRIVE		COLEMAN, WILLIAM D	
SUITE 800 MCLEAN, VA	22102		ART UNIT	PAPER NUMBER

2823 DATE MAILED: 03/14/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Action Summers		09/436,984	YAMAZAKI ET AL.				
	Office Action Summary	Examiner	Art Unit				
	The MAIL ING DATE AND	W. David Coleman	2823				
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet w	ith the correspondence address				
- External files of the control of t	MORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. ensions of time may be available under the provisions of 37 CFR 1.13 or SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reply D period for reply is specified above, the maximum statutory period we use to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	within the statutory minimum of this ill apply and will expire SIX (6) MOX	reply be timely filed ty (30) days will be considered timely. TTHS from the mailing date of this communication.				
Status	,						
1)⊠	Responsive to communication(s) filed on <u>06 D</u>	<u>ecember 2002</u> .					
2a)⊠	This action is <b>FINAL</b> . 2b) ☐ Thi	s action is non-final.					
3)□ Dispositi	Since this application is in condition for alloware closed in accordance with the practice under E ion of Claims	nce except for formal ma Ex parte Quayle, 1935 C.	tters, prosecution as to the merits is D. 11, 453 O.G. 213.				
4)⊠	Claim(s) 1-14 and 32-59 is/are pending in the a	application					
	4a) Of the above claim(s) <u>1-14 and 31</u> is/are withdrawn from consideration.						
	5) Claim(s) is/are allowed.						
	Claim(s) <u>32-59</u> is/are rejected.						
	Claim(s) is/are objected to.						
8)[	Claim(s) are subject to restriction and/or on Papers	election requirement.					
9)[	The specification is objected to by the Examiner.						
	The drawing(s) filed on is/are: a)□ accept		ne Examiner				
	Applicant may not request that any objection to the						
11) 🔲 🗆	The proposed drawing correction filed on	is: a)∏ approved b)∏ d	isapproved by the Examiner.				
If approved, corrected drawings are required in reply to this Office action.							
12) 🔲 1	The oath or declaration is objected to by the Exa	miner.					
Priority u	nder 35 U.S.C. §§ 119 and 120						
13)🛛	Acknowledgment is made of a claim for foreign	oriority under 35 U.S.C. §	119(a)-(d) or (f).				
a)[	☑ All b) ☐ Some * c) ☐ None of:						
	1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority documents have been received in Application No						
	<ol> <li>Copies of the certified copies of the priorit application from the International Bure ee the attached detailed Office action for a list of</li> </ol>	au (PCT Rule 17.2(a))	-				
	cknowledgment is made of a claim for domestic						
a)	☐ The translation of the foreign language provi cknowledgment is made of a claim for domestic	sional application has be	en received.				
Attachment(		, , , , , , , , , , , , , , , , , , , ,	00				
2) Notice 3) Inform	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) 26.	4) Interview S 5) Notice of Ir 6) Other:	ummary (PTO-413) Paper No(s) formal Patent Application (PTO-152)				
S. Patent and Tra PTO-326 (Rev	6.64	on Summary	Part of Paper No. 29				

Art Unit: 2823

#### **DETAILED ACTION**

## Response to Arguments

Applicants arguments filed December 6, 2002 in paper no. 28 are not persuasive.

Applicants contend that Hodate et al., U.S. Patent 5,518,940 herein known as Hodate fails to Applications invention because Hodate teaches two distinctly different techniques for forming the devices having source and drain regions which exhibit an impurity gradient.

Applicants further contend that a semiconductor film formed on an insulating surface is not taught or suggested by the embodiment relied upon to teach the three diffused impurity regions.

In response to Applicants contention that Hodate fails to teach Applicants invention, please note that the definition of 35 U.S.C. 102 (b) means that each and every limitation of the claim is taught in a *single reference* (emphasis added). Although the features argued by Applicants as being patentable, these features are taught by Hodate in the various embodiments disclosed. Therefore Hodate teaches the limitations of Applicants independent claims 32-36, 38-41, 44-48, and 50-54.

Applicants further contend that Hodate fails to teach progressively outwardly formed mask regions.

In response to Applicants contention that Hodate fails to teach outwardly formed mask regions, the Examiner has placed no burden of the process for the device claims at hand.

Art Unit: 2823

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 32-36, 38-41, 44-48 and 50-54 are rejected under 35 U.S.C. 102(b) as being anticipated by Hodate et al., U.S. Patent 5,518,940.
- 3. <u>Hodate</u> discloses a semiconductor devices as claimed. See **FIGS. 4A-4C, 5B** and **8A-8C**.

  Pertaining to claim 32, <u>Hodate</u> teaches a semiconductor device comprising: (starting with **FIG. 8A-8C**)

a semiconductor film 43 formed on an insulating surface 42; a channel forming region 44 in the semiconductor film; a gate insulating film 45 formed on the semiconductor film; a gate electrode 46 formed over the channel forming region 44 with the gate insulating film interposed therebetween; a pair of side walls 46 adjacent to side surfaces of the gate electrode 46;

(now to FIGS. 4A-4C) a pair of first impurity regions 18 doped with an N-type impurity at a first concentration and formed in the semiconductor film with the channel forming region extending therebetween wherein the pair of side walls overlap the pair of first impurity regions; and a pair of second impurity regions 20 doped with an N-type impurity at a second concentration greater than the first concentration and formed in the semiconductor film adjacent to the pair of first impurity regions; and

Art Unit: 2823

a pair of third impurity regions 21 doped with an N-type impurity at a third concentration greater than the second concentration and formed in the semiconductor film with the pair of second impurity regions extending between the channel forming region and the pair of third impurity regions.

- 4. Pertaining to claim 33, <u>Hodate</u> teaches the semiconductor device according to claim 32 wherein the N-type impurity added in the first, second and third impurity regions comprises an element selected from the group 15 elements.
- 5. Pertaining to claim 34, <u>Hodate</u> teaches the semiconductor device according to claim 32 wherein the N-type impurity added in the first, second and third impurity regions comprises phosphorous (column 5, line 36).
- 6. Pertaining to claim 35, <u>Hodate</u> teaches the semiconductor device according to claim 32 wherein the side walls comprise silicon 4.
- 7. Pertaining to claim 36, Hodate teaches the semiconductor device according to claim 32 wherein the semiconductor device is one selected from a liquid crystal display device, an EL display device and an image sensor (column 2, line 45).
- 8. Pertaining to claim 38, <u>Hodate</u> teaches a semiconductor device comprising: a semiconductor film formed on an insulating surface; a channel forming region in the semiconductor film;

a gate insulating film formed on the semiconductor film; a gate electrode formed over the channel forming region with the gate insulating film interposed therebetween;

a pair of conductive side walls adjacent to side surfaces of the gate electrode;

Application/Control Number: 09/436,984 Page 5

Art Unit: 2823

a pair of first impurity regions doped with an N-type impurity at a first concentration and formed in the semiconductor film with the channel forming region extending therebetween wherein the pair of side walls overlap the pair of first impurity regions; and

a pair of second impurity regions doped with an N-type impurity at a second concentration greater than the first concentration and formed in the semiconductor film adjacent to the pair of first impurity regions; and

a pair of third impurity regions doped with an N-type impurity at a third concentration greater than the second concentration and formed in the semiconductor film with the pair of second impurity regions extending between the channel forming region and the pair of third impurity regions.

- 9. Pertaining to claim 39, <u>Hodate</u> teaches the semiconductor device according to claim 38 wherein the N-type impurity added in the first, second and third impurity regions comprises an element selected from the group 15 elements.
- 10. Pertaining to claim 40, <u>Hodate</u> teaches the semiconductor device according to claim 38 wherein the N-type impurity added in the first, second and third impurity regions comprises phosphorous.
- 11. Pertaining to claim 41, <u>Hodate</u> teaches the semiconductor device according to claim 38 wherein the side walls comprise silicon.
- 12. Pertaining to claim 42, Hodate teaches the semiconductor device according to claim 38 wherein the semiconductor device is one selected from a liquid crystal display device, an EL display device and an image sensor.
- 13. Pertaining to claim 44, <u>Hodate</u> teaches a semiconductor device comprising:

Page 6

Application/Control Number: 09/436,984

Art Unit: 2823

(a) a thin film transistor over a substrate, said thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel forming region in the semiconductor film; a gate insulating film formed on the semiconductor film; a gate electrode formed over the channel forming region with the gate insulating film interposed therebetween; a pair of side walls adjacent to side surfaces of the gate electrode; a pair of first impurity regions doped with an N-type impurity at a first concentration and formed in the semiconductor film with the channel forming region extending therebetween wherein the pair of side walls overlap the pair of first impurity regions; and a pair of second impurity regions doped with an N-type impurity at a second concentration greater than the first concentration and formed in the semiconductor film adjacent to the pair of first impurity regions; and a pair of third impurity regions doped with an N-type impurity at a third concentration greater than the second concentration and formed in the semiconductor film with the pair of second impurity regions extending between the channel forming region and the pair of third impurity regions;

- (b) an interlayer insulating film formed over the thin film transistor; and

  See FIG. 5C for element (c) a pixel electrode 32p formed over the interlayer insulating

  film 69 (as seen in FIG. 10C) and electrically connected to one of the third impurity regions.
- 14. Pertaining to claim 45, <u>Hodate</u> teaches the semiconductor device according to claim 44 wherein the N-type impurity added in the first, second and third impurity regions comprises an element selected from the group 15 elements.
- 15. Pertaining to claim 46, Hodate teaches the semiconductor device according to claim 44 wherein the N-type impurity added in the first, second and third impurity regions comprises phosphorous.

Application/Control Number: 09/436,984 Page 7

Art Unit: 2823

16. Pertaining to claim 47, <u>Hodate</u> teaches the semiconductor device according to claim 44 wherein the side walls comprise silicon.

- 17. Pertaining to claim 48, <u>Hodate</u> teaches the semiconductor device according to claim 44 wherein the semiconductor device is one selected from a liquid crystal display device, an EL display device and an image sensor.
- 18. Pertaining to claim 50, <u>Hodate</u> teaches a semiconductor device comprising:
- (a) a thin film transistor formed over a substrate, said thin film transistor comprising: a semiconductor film formed on an insulating surface; a channel forming region in the semiconductor film; a gate insulating film formed on the semiconductor film; a gate electrode formed over the channel forming region with the gate insulating film interposed therebetween; a pair of conductive side walls adjacent to side surfaces of the gate electrode; a pair of first impurity regions doped with an N-type impurity at a first concentration and formed in the semiconductor film with the channel forming region extending therebetween wherein the pair of side walls overlap the pair of first impurity regions; and a pair of second impurity regions doped with an N-type impurity at a second concentration greater than the first concentration and formed in the semiconductor film adjacent to the pair of first impurity regions; and a pair of third impurity regions doped with an N-type impurity at a third concentration greater than the second concentration and formed in the semiconductor film with the pair of second impurity regions extending between the channel forming region and the pair of third impurity regions;
  - (b) an interlayer insulating film formed over the thin film transistor; and
- (c) a pixel electrode formed over the interlayer insulating film and electrically connected to one of the third impurity regions.

Art Unit: 2823

19. Pertaining to claim 51, <u>Hodate</u> teaches the semiconductor device according to claim 50 wherein the N-type impurity added in the first, second and third impurity regions comprises an element selected from the group 15 elements.

- 20. Pertaining to claim 52, <u>Hodate</u> teaches the semiconductor device according to claim 50 wherein the N-type impurity added in the first, second and third impurity regions comprises phosphorous.
- 21. Pertaining to claim 53, <u>Hodate</u> teaches the semiconductor device according to claim 50 wherein the side walls comprise silicon.
- 22. Pertaining to claim 54, <u>Hodate</u> teaches the semiconductor device according to claim 50 wherein the semiconductor device is one selected from a liquid crystal display device, an EL display device and an image sensor.

# Claim Rejections - 35 USC § 103

- 23. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 24. Claims 37, 43, 49 and 55 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hodate et al., U.S. Patent 5,518,940 as applied to claims 32-36, 38-42 and 44-54 above, and further in view of Shanks et al., U.S. Patent 5,821,688.
- 25. <u>Hodate</u> discloses a semiconductor device substantially as claimed as discussed above. However, <u>Hodate</u> fails to teach wherein the semiconductor device is one selected from a video

Art Unit: 2823

camera, a digital camera, a projector, a goggle type display, a car navigation device, a personal computer and a portable information terminal. Shanks teaches a semiconductor device wherein it is one selected from a portable information terminal. See FIG. 1 of Shanks where a portable information terminal is disclosed. In view of Shanks, it would have been obvious to one of ordinary skill in the art to incorporate the portable information terminal of Shanks into the Hodate semiconductor device because it can be used in pilot interface applications (column 2, lines 36-37).

# **Double Patenting**

- 26. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).
- 27. A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 32, 35, 36, 37, 38, 41, 42, 43, 44, 47, 48, 49, 50, 53, 54, 55, 56, 57, 58 and 59 are rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1, 7, 8, 9, 15, 17, 19, 23, 25, 27, 37, 42, 44, 46, 57, 64, and 66 of U.S. Patent No. 6,274,887 B1. Although the conflicting claims are not identical, they are not

Art Unit: 2823

patentably distinct from each other because it is well known in the art that a semiconductor thin film transistor includes an active layer.

#### Conclusion

- 29. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- 30. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
- 31. Any inquiry concerning this communication or earlier communications from the examiner should be directed to W. David Coleman whose telephone number is 703-305-0004. The examiner can normally be reached on 9:00 AM-5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on 703-306-2794. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7721 for After Final communications.

Art Unit: 2823

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

W. David Coleman

Examiner

Art Unit 2823

WDC

March 10, 2003